Starts transmission. 8-b Resoluation", I.E.E.E. Journal of Solid State Circuits, Feb. 1992, vol. 27 Mar. 6, 2001 Sheet 1 of 8 US 6,198.420 B1 Sheet 5 of 8 US 6, 198, The present invention relates to analogue tracking amplifiers, especially Such as peak/valley detectors used in digital data receiverS Such as fiberoptic receivers. It also relates to flash analog to digital converters.
In a fiberoptic network, information is transferred as pulses of light acroSS fiberoptic cable linkS. Optical net WorkS typically include transfer points called "mixers' or "couplers' which accept Signals from one fiberoptic link and transfer that Signal to another link. Because practically all computers and data processing devices use electrical signals to operate, most origin and destination points in fiberoptic networks include converters that either detect optical signals and then produce electrical pulses, or detect electrical pulses and generate corresponding optical Signals on the optical network. Converters located at destination points usually consist of a photodetector, a preamplifier and a data detec tion circuit.
Fiberoptic receivers typically comprise an optical pream plifier which takes the incident optical data and converts it to a Voltage waveform whose amplitude is proportional to the intensity of the light pulses. The intensity of the light pulses tends to be poorly defined as it depends on the location and optical performance of the transmitter or trans mitters. Typically multiple transmitters, each of which will transmit during different time intervals, are present. Furthermore, the Voltage level at the output of the optical preamplifier, which corresponds to a dark signal or absence of an incident light pulse, is often very poorly defined and varies widely from preamplifier to preamplifier. It, however, tends to be relatively stable for any one optical preamplifier, except for temperature variations and component aging effects. The characteristics of the output Signal of an optical preamplifier will have relatively time invariant dark (or Signal Zero) levels and varying amplitude pulses (corresponding to different active transmitters) which are Superimposed on this dark level.
A Second element of a fiberoptic receiver System takes the analog output of the preamplifier and recovers both clock and data information from the analog waveform. The first element of this clock and data recovery System is a com parator whose trigger level is Set at approximately fifty percent (50%) ofthe amplitude of the signal. The comparator Slices the Signal into logic ones and logic Zeros. The com parator evaluates the Signal at a Sample rate equal to or at Some multiple of the data rate. When a Sample rate of a multiple of the data rate is used, the Signal is Said to be OverSampled and, in this case, it is not necessary for the clock to have a known phase relationship with the incoming data.
Consequently, because of the unknown dark level and the characteristics of the output Signal, the data from the optical preamplifier has Some characteristics that make Subsequent processing of the Signal difficult. FIG. 1 illustrates a wave form 11 of a received Stream of logic ZeroS 13 and logic ones 15 with five different signal amplitudes, TX1, TX2, TX3, TX4 and TX5 all sharing a common dark level 17. The different Signal amplitudes correspond to five different trans mitters on a fiberoptic network. The Switch over from one transmitter to another is usually accomplished within one bit period. This means that the receiver circuitry must quickly Sense the change and respond to a Second output signal Such as a TX2 having a logic one represented by a signal with a different amplitude from the previous signal, TX1. spond to logic Zeros or logic ones (reference should be made to point 28). It should be noted that when the data amplitude changes, the average of the data pulses is lost for a period related to the time constant of the AC coupling System.
The presence of multiple amplitude Signals in the data requires the use of multiple comparators or an analog to digital converter whose bit weighting is Sufficiently Small So as to adequately Slice the Smallest amplitude Signal and whose full Scale Voltage is Sufficiently large So as to adequately slice the largest Signal amplitude at approxi mately their respective fifty percent (50%) values. In practice, the above requirements place Severe restrictions on the analog to digital converter's resolution and Speed. For example, in a 5V System, the dark level Signal from a different optical preamplifier varies from 0.5V to 4.0V and the signal amplitude varies from 50 mV to 0.5V. The bit rate is typically in excess of 100 Mhz. An analog to digital converter that can cover this range would need a bit weight ing of 25 mV and a measurement range from 0.5V to 4.25V implying a resolution in excess of 6 bits at a minimum of 100 Mhz conversion rate.
In U.S. Pat. No. 4,431,916 to Couch, Couch uses a signal delaying circuit to create threshold signals and detects the peak of a first delayed signal between the one-half rise point in the input signal and a one-half fall point in a Second delayed Signal.
Devices exist for detecting a predetermined Voltage level and for using the detected Voltage level to offset a circuit. U. S. Pat. No. 3, 736, 582 to Norris discloses a compensation circuit that adjusts a baseline Voltage up and down in a System where that baseline Voltage "gallops' or changes. U.S. Pat. No. 5, 381, 052 issued to Kolte discusses a device which detects and tracks a peak level through a network of operational amplifiers and a capacitor which holds the peak Voltage value. Kolte's device inverts a detected input Volt age and drives the capacitor in two different States, depend ing on the polarity of the Voltage between input and the inverter. In a first State, the capacitor follows the input Voltage, while in a Second State, the capacitor value is the average of the input voltage and the inverter Voltage.
SUMMARY OF THE INVENTION
The present invention addresses the above problems by providing a dark level regeneration circuit that is fully integrated into an analog to digital converter front end. The analog to digital converter Zero level, or reference level, is Set to the dark level and hence the effective conversion range of the analog to digital converter is restricted to half of the maximum expected Signal amplitude. In the above example, the resolution is now reduced to between 2 and 3 bits, thus, Substantially reducing the complexity, power consumption and cost of the analog to digital converter. A further advan US 6, 198.420 B1 The analog to digital Signal converter also has a System of preamps and regenerative comparators which compare a Signal with respect to its dark level to a threshold Voltage which is defined as a difference of two Voltages.
The threshold Voltage generator can generate a plurality of reference Signals. In addition, the System of comparators and latches include a plurality of comparators for toggling between a comparison State and an autoZero State, and a plurality of regenerative comparators for holding the com parator outputs for a clock cycle. OverSampling of a received signal is achieved through the use of multiple latches and multi-phase clock.
BRIEF DESCRIPTION OF THE DRAWINGS
The invention will be better understood and its numerous objects and advantages will become more apparent to those skilled in the art by referencing the following drawings, in conjunction with the accompanying Specification, in which:
FIGS. 1 and 2 are waveform diagrams illustrating the advantages of the invention; A dark level regenerator 65 includes two current Sources, current source 59 that provides an up current IUP and a current source 59 that provides a down current IDOWN, a capacitor C1 and a Switch SW1 and works in the following manner. Current Sources 51, 59 and Switch SW1 form a charge pump which charges or discharges capacitor C1 under the control of the logic Signal that through the opera tion of inverter 51 is the inverse of the output of latch DL0. The reference level for comparator COMPO, VA, is Stored on capacitor C1. If V is less than the true minimum level in Vs., then the output of latch DL0 will always remain low and hence Switch SW1 will remain open. Current IUP, which is typically much smaller than the current IDOWN, slowly charges capacitor C1 and hence VA rises. At Some point, VA Will rise above the true minimum level in Vs. Comparator COMPO will detect this event, and a logic Zero will be latched into latch DL0. The change in state of latch DL0 will close switch SW1 thus Starting a discharge of capacitor C1 and a consequent reduction in VPark. On the next clock cycle, if Vsova is in excess of VA, Switch SW1 will open and capacitor C1 Slowly will charge again. The net result is that capacitor C1 will be charged to a voltage which will be very close to the true dark level of Vs with Small voltage excursions above and below that dark level. The dark level signal is applied to the referenced level generator which floats on the Vdark level.
While the foregoing illustrates the principle of the invention, it will be clear to those skilled in that art that it is very difficult to realize, particularly in CMOS technology. Because comparators COMP0 to COMPn can detect rela tively Small Signals in excess of 100 Mhz and VA can have a wide variation in value, the comparators also have to have a very wide common mode range complicating the design task. In reality, many clock recovery Systems require that the clock be a significant multiple of the bit rate which results in the Sample rate of the System to be several hundred megahertz. The preferred embodiment shown below addresses these problems by using a Switched capacitor based differentiating Stage at the front end of a clocked comparator arrangement. AS mentioned earlier, the imple mentation of comparators COMP0 to COMPn is difficult S given the high Speed requirements of a fiberoptic receiver System. Also, depending on the clock and data recovery algorithm that is Subsequently used, the clock may have to run at the bit rate or at a multiple of the bit rate. If a Significant multiple is required, it is advantageous to use multiphase clocking Schemes where multiple phases of the same frequency (phase shifted appropriately) are used to clock multiple comparators or portions of comparators.
FIGS. 4, 5, 6 and 7 illustrate an embodiment of a high Speed analog to digital converter that utilizes a two phase clock and is implemented as a multi-level quantizer. It will be clear to those skilled in the art that this approach can be reduced to a single phase or increased to many phases as required. It will also be clear that many aspects of this System can be used in other data recovery or high Speed Signal analog to digital converters and are not restricted to fiberoptic receiver applications.
FIGS. 5 and 6 should be used in conjunction with Switches SAZ1 to SBZ2 connect the preamplifier outputs to the inputs as shown and are used during an autoZero opera tion.
When waveform AZ1 (FIG. 6) Therefore, the preamplifier amplifies the difference between the time dependent amplitude of the input signal (with respect to its minimum or V, level) and a reference level V, defined as the difference between two other levels. It will be clear to those skilled in the art that these reference levels can be generated by a resistor ladder referenced to ground potential as an example.
At times t2 and t3 both differential preamplifier PAa and differential preamplifier PAb provide output signals which are identical, responsive to the input Signal Vs. At time t3, the output of differential preamplifier PAb is discon nected from the input to the regenerative comparators RC1 and RC2 and the output of differential preamplifier PAa is connected instead. Differential preamplifier PAb then goes through an identical autoZero cycle on the rising edge of P1 (time ta) to close the Switches identified for waveform AZ2.
The reasons for alternating the autoZero cycles of differ ential preamplifier PAa and differential preamplifier PAb are as follows:
1. All Switched capacitor circuits need regular recharging of the capacitors to nullify the effects of leakage. Consequently, to allow the analog to digital converter to operate continuously, two preamplifiers which autoZero alternatively are required.
2. Having both differential preamplifier PAa and differ ential preamplifier PAb operate in parallel between t2 and t3 minimizes the disruption to the amplified Signal presented to RC1 and RC2 at the crossover time t3. This means that the data Stream available to Subsequent processing circuitry on the outputs QP1 and QP2 (FIG. 5) is uninterrupted.
Referring to FIG. 4 , the comparator COMP0 to compara tor COMPn are shown using a two phase clock P1 and P2 to Strobe the regenerative comparators. The reference levels V to V, are generated by a resistor string 79 referenced to V. It will be clear that one Value of V, that can be used is ground. Consider the situation where Vs is instantaneously greater than the regenerated dark level, VA. In this case the comparator COMP0 outputs will be logic high when strobed by clock phases P1 and P2. The outputs of the comparator COMP0 are combined by the NAND gate 81. The output of the NAND gate 81 will be low which results in Switch SW1 opening. In this case, the Voltage on capacitor C1 increases slowly as it is charged by current IUP.
Consider now what happens if Vsya is instantaneously below VA. If this occurs when one or both of the regenerative comparators RC1 and RC2 are Strobed, one or both comparator outputs will be low, Switching the NAND gate 81 output to logic high. This closes switch SW1 which connects the current IDOWN to capacitor C1 thereby caus ing it to discharge. If current IDOWN is substantially larger than current IUP, the resultant voltage on capacitor C1 will exhibit a Sawtooth waveform pattern centered on the true dark level of Vs. This Voltage can additionally be low should be set at Several tens of clock periods at minimum. Given the high clock rates that this circuit will operate at, this filter can be implemented on an integrated circuit easily. Finally, it will be clear that the implementation of the VA regeneration fimction provides essentially a "trough' or "valley" hold function in that the circuits locks to a value representing the minimum value of Vs. Clearly, with very minor modifications, the circuit could be reconfigured to regenerate a peak value as long as the value of Successive peakS varies with a much longer time constant than the clock rate. 6. The comparator according to claim 2 wherein the decoder includes a first and Second input register for Sam pling the first and Second output Signals at a predefined rate. 27. The method according to claim 26 wherein the step of generating the common Signal further comprises:
obtaining the difference between the input signal and the common Signal to obtain an input Signal prime; generating a null signal from the baseline Signal; and obtaining the difference between the input signal and the null signal means to obtain the control Signal thereby. 28. The method of claim 27 wherein the step of generating the common Signal comprises:
Setting a Switch to a first position and a Second position with the control signal; Storing a current on a capacitor when the Switch is in the first position; and discharging the capacitor when the Switch is in the Sec ond.
